**Hafnia-Based Ferroelectric FETs and Capacitors** for Low-Power Memory and AI Applications: Physical Understanding of Device Operation and **Reliability** 55th IEEE Semiconductor Interface Specialists Conference (SI Tutorial, Dec 11, 2024 Catamaran Resort Hotel and Spa, San Diego, C.



Shinichi Takagi

**The Rest** 

The University of Tokyo, Tokyo, Japan

# **Outline**

- $\bullet$  Expectation of HfO<sub>2</sub>-based ferroelectric materials and devices
- $\bullet$  FeRAM  $\thicksim$  MFM capacitors
	- FeRAM operation
	- Reliability of MFM capacitor
- FeFET memory
	- FeFET memory operation
	- Understanding of coupling between polarization and carrier traps in FeFET
	- Issues related FeFET memory operation
	- FeFET reliability
- AI applications
	- -Expectation of FeFETs for AI applications
	- Physical reservoir computing using FeFETs  $2\,$

# Expectation of HfO <sup>2</sup>-based ferroelectric materials and devices

## Ferroelectrics



Ferroelectric = material whose polarization is stable in the absence of an electric field (spontaneous polarization) and whose polarization can be controlled by an external electric field

4

## Electrical characteristics of ferroelectric films

A. Thean, Option beyond FinFETs at 45 nm node, IEDM short course (2016)



- The stability point of ions is determined by the direction of the electric field
- A change in the position of this stability point of ions causes a large polarization reversal

## HfO<sub>2</sub>-based ferroelectric film





R. Materlik *et al*, J. Appl. Phys. **117**, 134109 (2015) L. Zhao et al, Appl. Phys. Lett. **107**, 013504 (2015)

- Various crystal phases can exist
- Ferroelectricity originates in orthorhombic phase with an asymmetric crystal structure



pure HfO

Gd:HfC

J. Müller *et al*, IEDM (2013); IEDM Tutorial (2019)

- Ferroelectric crystal phase (orthorhombicphase) can be stabilized by doping various impurities
- Zr-doped HfO<sub>2</sub> (HZO) exhibits ferroelectricity in a wide range of Zr content

## Comparison of ferroelectric characteristics

*Orthorhombic phase*

 $\Omega$ 

Hf



Discovery of doped  $HfO_2$ -based ferroelectric films in 2011 by NamLab group (T.S. Böscke *et al*. *APL* **99** (2011))





HfO $_{\textrm{\tiny{2}}}$ -based materials:

- $\bullet$  Higher  $\mathsf{E}_{\rm c}$  $\rightarrow$  (pros) better retention (cons) high operation voltage, worse reliability
- lower permittivity  $\rightarrow$  (pros) higher ferroelectric field in MFIS

7

#### Impact of film thickness on  $HfO<sub>2</sub>$ -based ferroelectric characteristics



- $\bullet$  Sufficiently high 2P<sub>r</sub> can be obtained in thickness less than 10 nm
- 2Pr increases with thinner films, has a peak around 6 nm and rapidly decreases down to 3 nm $\frac{8}{3}$

#### Impact of film thickness on HfO <sup>2</sup>-based ferroelectric characteristics

A. Toriumi, JSAP spring meeting (2024)



 $\bullet$  E<sub>c</sub> of poly HZO films (1-2 MV/cm) is almost constant, irrespective of thickness  $\bullet$  E $_{\rm c}$  of epi HZO films seem to be inversely proportional to thickness

#### Control of ferroelectric/anti-ferroelectric properties by Zr content



Müller et al., Nano Lett., 12 (2012) 4318

• Ferroelectric/ anti-ferroelectric properties are well controlled by Zr content of  $\mathsf{Hf_{1\cdot x}Zr_{x}O_{2}}$ (HZO) films • low and mid Zr contents lead to ferroelectricity due to orthorhombic phase and high Zr contents lead to anti-ferroelectricity due to tetragonal phase 10

#### Comparison between HfO<sub>2</sub>-based and Perovskite ferroelectric films



### A variety of device applications using  $\mathsf{HfO}_2\text{-}\mathsf{based}\mathsf{\acute{e}r}$ roelectrics



#### Benchmark of ferroelectric memory



(HfO $_{\rm 2}$ -based FE is also promising for SN in advanced NAND flash)

S. Yu, IEDM short course 2 (2022)



T. Schenk et al., *Rep. Prog. Phys*. **83**, 086501 (2020)

 $\bullet$  Low energy consumption is an advantage for ferroelectric memory because of writing by voltage<sub>13</sub>

# FeRAM ~ MFM capacitors

# FeRAM operation

#### Operation of FeRAM



#### Recent Progress of HZO FeRAM – 1Mb 3D FeRAM, 32 Gb NVDRAM

#### 1Mb 3D 1T/1C FeRAMJ. Okuno et al. (Sony), IEDM (2023) 11-7









**Sense** 



#### 32Gb 3D Stacked Non-volatile DRAM N. Ramaswamy et al. (Micron), IEDM (2023) 15-7



## Critical issues of HZO MFM capacitors for FeRAM application





• An annealing temperature of 400 °C is sufficient to obtain 2Pr over 10  $\mu$ C/cm<sup>2</sup> in HZO films thicker than 6 nm, whereas annealing temperatures of 450, 500, and 600 °C are required for 5, 4, and 3 nm films, respectively, even after 10 $^{\rm 6}$  wakeup • HZO thinning increases the crystallization temperature to ensure sufficient 2Pr, indicating there is a trade-off between HZO thickness and annealing temperature

## Necessity of long wakeup for thin HZO capacitor

K. Toprasertpong et al., ACS Appl. Mater. Interfaces **14**, 51137 (2022)



### Low voltage switching in scaled HZO MFM capacitors

K. Tahara et al., VLSI Symp. T7-3 (2021); K. Toprasertpong et al., ACS Appl. Mater. Interfaces **14**, 51137 (2022)



- • $E_c$  is found to have only a weak dependency on the thickness and is almost constant in the range of 4.0−9.5 nm
- • Operation voltage can be significantly reduced down to less than 1 V (~0.8V) by thinning HZO down to 5-4 nm

# Reliability of MFM capacitor

### Reliability issues (1) in HZO MFM ~ breakdown, fatigue and wakeup



 $\bullet$  Compared to other ferroelectrics the high E $_{\rm c}$ in FE-HfO $_2$  leads to an operation point (E $_{\rm SW}$   $\approx$  $3\mathsf{E}_{\rm c}$ ) which is close to  $\mathsf{E}_{\rm BD}$  (breakdown field)



• Saturated operation endurance is limited mainly by hard dielectric breakdown induced by bipolar cycling stress

• In lower electric field operation, on the other hand, wakeup, where  $\mathsf{P}_\mathsf{r}$  increases with increasing cycle number, and fatigue, where P<sub>r</sub> decreases with cycle number, are often observed

### Impact of HZO thickness scaling on breakdown reliability



## Write cycle endurance due to breakdown of MFM capacitors



• Significant improvement of endurance, limited by break down under 4 MV/cm cycling, is obtained by greater than 4 orders of magnitude by only thinning HZO films from 9.5 to 4.0 nm, because of the increase of  $E_{BD}$ 

• Endurance cycle number limited by breakdown increases with a decrease in HZO thickness with the similar HZO thickness dependence of  $E_{BD}$ 



• Relationship between endurance and operating field is almost the same for all the HZO thicknesses  $\bullet$  The number of endurance cycles decreases by one order for every increasing field of 0.47  $\,\pm\,$  0.08  $\,$ MV/cm, independent of the HZO thickness, resulting in approximately 1x10<sup>12</sup> cycles for breakdownlimited-endurance of the 4.0 nm HZO capacitor operating at 1.2 V (3 MV/cm)

- The stress frequency does not no change the field-acceleration factor
- The number of endurance cycles is proportional to the operating frequency; thus, the total time-tobreakdown is independent of the operating frequency

Improvement of endurance and reliability with HZO scaling



• The endurance cycle of 4-nm-thick HZO is around 10<sup>10</sup> times at 4 MV/cm, and can be improved up to around  $10^{12}$  times by lowering the electric field down to 3 MV/cm  $\bullet$  The endurance cycle of 10<sup>14</sup> times or more can be expected at higher operation frequencies  $_{27}$ 

#### Fatigue and recovery of HZO MFM capacitors at low electric field



K. Toprasertpong et al., ACS Appl. Mater. Interfaces **14**, 51137 (2022)

> • Operating at a low field is found to cause another failure mode caused by fatigue

- At a low operating field, 2Pr values decrease with increasing the number of cycles
- This fatigue can be recovered by applying high operating voltage (electric field)

• This fatigue behavior is attributable to the influence of charge redistribution in the FE-HfO $_{\rm 2}$  films and eventually results in a read failure

#### Possible mechanism of fatigue and recovery of HZO MFM capacitors



## Optimum electric field of HZO MFM capacitors for endurance



## Reliability issues (2) in HZO MFM ~ retention and imprint

 $(a)$ 

 $30<sup>°</sup>$ 

• Complex (FRAM standard) retention test to account for same (SS), new same state (NSS) and opposite state (OS) retention



P. Buragohain et al., ACS Applied Mat. & Int. 11, 35115 (2019)



- Good high-T data retention for same and opposite state is commonly observed for FE HfO $_2$  MFM  $\,$ capacitors
- Sub-loop operation makes retention unstable
- Worse retention for opposite state is a problem, which is attributable to imprint properties of HfO<sub>2</sub>based MFM
- 31• Comparatively large imprint and fully recovery are also commonly observed for  $HfO_{2}$ -based MFM, which can be one possible critical reliability issue

## Retention properties of thin HZO MFM capacitors

K. Toprasertpong et al., ACS Appl. Mater. Interfaces **14**, 51137 (2022)  $SS, 4$  MV/cm (c) **SS. 1.2 V SS. 0.7 V**  $(d)$ (b) Normalized  $P_{sw}$ <br> $\qquad \qquad \vdots$ <br> $\qquad \qquad \vdots$  $U_{SS}$  $P_{OS}$  $(a)$ Hold Cap 1  $4.0 \text{ nm}$  $\Box$  4.6 nm 6.5 nm  $P_{SS}$  $U_{OS}$ n  $10<sup>o</sup>$  $10^2$   $10^4$   $10^6$  $10<sup>o</sup>$  $10^2$   $10^4$   $10^6$   $10^8$  $10^{8}$  $10<sup>o</sup>$  $10^2$   $10^4$   $10^6$  $10<sup>8</sup>$ Hold Time at  $85^{\circ}$ C (s) Time at  $85^{\circ}$ C (s) Time at  $85^{\circ}$ C (s) Cap<sub>2</sub> **OS. 0.7 V**  $10 \mu s$  $(e)$  $OS. 4$  MV/cm  $(f)$ **OS. 1.2 V**  $(g)$  $10 \mu s$ Normalized  $P_{sw}$ <br> $\frac{1}{5}$   $\frac{1}{5}$ Repeat  $P_{\text{sw}}$  in Same-State (SS) =  $P_{\text{ss}} - U_{\text{ss}}$  $4.0 \text{ nm}$  $P_{\rm sw}$  in Opposite-State (OS) =  $P_{\rm OS}$  – U<sub>OS</sub>  $46nm$  $6.5 \text{ nm}$  $10<sup>o</sup>$  $10<sup>o</sup>$  $10^2$   $10^4$   $10^6$  $10^2$   $10^4$   $10^6$  $10<sup>0</sup>$  $10^2$   $10^4$  $10^6$  $10<sup>8</sup>$  $10<sup>8</sup>$  $10^8$ Time at 85°C (s) Time at 85°C (s) Time at  $85^{\circ}$ C (s)

• 4-nm-thick HZO MFM exhibits excellent same state (SS) retention properties even at 1.2 V (3 MV/cm) • On the other hand, the opposite state (OS) retention is weaker than the SS retention, attribute to imprint properties of HZO films, which need to be further improved

### Physical mechanism of imprint in HZO



• Imprint in HZO films can be caused by charge generation due to injection (or emission) of carriers from (or into) electrodes (carrier injection model) (This model has also been supported by P. Vishnumurthy, IRPS 7A.1 (2024))

# FeFET memory

# FeFET memory operation

#### **Ferroelectric gate insulator Field-Effect Transistors (FeFET)**


### Recent Progress of HZO devices – scaled FeFETs and advanced structures



### Recent Progress of HZO devices – application to FLASH memory cell



• Application of the FeFET structure to NAND flash memory cell by replacing charge-trap layers by ferroelectric films is actively being studied  $\rightarrow$  one of the most promising and near-term applications

# Idealistic value of memory window in FeFET

• When sufficient electric field is applied across FE,

K. Toprasertpong et al, IEEE TED **69**, 7113 (2022)

below  $\mathsf{P}_\mathsf{r}$  and  $\mathsf{E}_\mathsf{c}$  match those in major loop P-E curve : form factor of P-E curve $(a)$ Metal  $\theta$   $\theta$   $\theta$   $\theta$  $\bigoplus P_{\text{FE}}$   $\bigg|$   $\bigg|$   $t_{\text{FE}}$   $\bigg|$   $t_{\text{FE}}$   $\bigg|$   $\bigg|$  $P_{FE\pm}(E_\pm)+\varepsilon_{FE}\varepsilon_0E_\pm$ **Ferroelectric**  $P_{r}$  $\eta\hspace{0.3mm}(E_\pm^{}\mp E_c^{}$  $= P_{\rm s}$  tanh  $+~\varepsilon_{FE}\varepsilon_0E_\pm$  $\big\downarrow E_{\text{IL}}\big\vert t_{\text{IL}}, \varepsilon_{\text{IL}}\big\vert$  ------Insulator (Interlayer)  $E_c^{}$  $\begin{array}{c|c|c|c|c} \hline \circ & \circ & \circ \\ \hline \end{array}$  $\sigma$  $=\sigma_0\approx 0$ Semiconductor  $E_c$  $E_+ \approx \pm$  $\frac{\varepsilon_{FE}\varepsilon_0 E_c}{P_r}$ tanh $(\eta$ **Field determining MW**  $1 +$  $MW$ η  $\sigma_0 t_{IL}$  $=(E_{+}t_{FE}% )^{2}/\sqrt{\Omega_{+}^{2}+2\Omega_{+}^{2}}$  $+ \varphi_s + \Phi_{MS}$  $2E_{\mathcal{L}}t_{FE}$ െ  $MW = (E_{+} - E_{-})t_{FE} = -$ <br>1+  $\mathcal{E}_{IL}\mathcal{E}_{0}$ ൌ $\frac{\varepsilon_{FE}\varepsilon_{0}E_{C}}{P_{T}}$  $\tanh(\eta$  $\sigma_0 t_{IL}$  $\boldsymbol{\eta}$  $(E_{-}t_{FE}- + \varphi_s + \Phi_{MS}$  $\mathcal{E}_{IL}\mathcal{E}_{0}$ • Under the idealistic condition, maximum  $=(E_{+}-E_{-})t_{FE}$ memory window is given by  $2E_ct_{FE}$ 

# For increasing memory window of FeFET



• HfO<sub>2</sub>-based ferroelectrics with higher  $E_c$  and lower  $\varepsilon_{\sf FE}$  are suitable materials than conventional Perovskite ferroelectrics such as PZT and SBT

# Importance extrinsic factors to reduce memory window

#### (1) Influence of trapped electron and holes **Erase**  $(a)$ Program  $\triangle$  (c) (d) G ලි **Distribution MW**<sub>idea</sub> **ееее**  $n+$ **DS** p-Si p-Si MW<sub>expt</sub>  $(b)$ G Ġ eeee Electron  $V_{GS}$  $p-Si$ p-Si  $V<sub>TH</sub>$ Hole **Electron injection Hole injection** trapping trapping

#### (2) Reduction in  $E_{\mathsf{FE}}$  and  $P_{\mathsf{r}}$  due to interfacial layer (IL)



### K. Ni et al., TED **65** (2018) 2461

• Electrons and holes trapped during erase and program operation reduce memory window

• Electric field and voltage across FE) and IL are determined by capacitance balance between FE and IL, when amounts of trapped charges are small • Thicker IL and lower

permittivity reduce the memory window

# Understanding of coupling between polarization and carrier traps in FeFET

# Importance of MFIS interfaces for FeFET operation



Understanding MFIS interface and carrier trapping properties is critical to FeFET operation and characteristics

# Issues of ferroelectric gate stacks and the impact on FeFET



- •When traps can be ignored, electric field across ferroelectrics  $(E_{FE})$  and electric field across interfacial layers  $(E_{\parallel})$  are determined by the capacitance ratio of FE and interfacial layers (IL)
- •Here, thinner thickness and higher permittivity of IL lead to higher  $E_{FF}$
- When a large amount of traps are included, we need to take into account the charge balance between polarization, inversion-layer charges, trap charges and interface state charges, which can strongly affect E<sub>FE</sub> and E<sub>IL</sub>

# Significant influence of traps on FeFET operation

Under inversion condition (MOSFET operation condition) The Internation condition (Dependition on the United St

K. Toprasertpong et al.,



*P*: polarization

 $\mathtt{\sigma}_\mathrm{s}$  : areal density of inversion charges  $\sigma_{\text{trap}}$ : areal density of trapped charges Quantitative discrimination of polarization, inversion charges and trapped charges is quite important to understand FeFET operation

# Evaluation method to quantify each component

K. Toprasertpong et al., IEDM (2019) 570, VLSI Symp. (2020)TF1.5



• We can independently evaluate  $P$ ,  $\sigma_{\rm s}$  and  $\sigma_{\rm trap}$  by using (1) P-V, (2) quasi-static (QS) split C-V, (3) Hall measurements

 $\bullet$  The contribution of traps ( $\sigma_{\mathsf{trap}}$ ) on FeFET operation can be quantified

### Evaluation of areal inversion charge density by conventional split C-V



• When traps and interface states can be ignored,  $\mathsf{N}_\mathrm{s}$  corresponds to areal density of free (mobile) inversion carriers

47(1) Evaluate slope of  $N_s$ - $V_q$  characteristics by small signal ac measurement (2) Represent  $N_s$ - $V_g$  by connecting the slope at each  $V<sub>q</sub>$  point

### Problem of applying conventional split C-V to FeFET



### Application of quasi-static split C-V to FeFET



• When a large-signal (one-directional and one-time sweep) C-V measurement is used instead of the small-signal one, the "change in  $N_s$  due to polarization reversal" can be correctly evaluated • Note that this N<sub>s</sub> includes channel charges, interface charges and injected/trapped charges

# P-V and quasi-static split C-V measurements



Measurable by standard *P-V* evaluation machines

K. Toprasertpong *et al.*, IEDM19, 570, 2019

# $\mathsf{I}_{\mathsf{d}}\text{-}\mathsf{V}_{\mathsf{g}}$  characteristics of n- and p-FeFET with same gate stacks

K. Toprasertpong et al., IEDM (2019) 570, VLSI Symp. (2020)TF1.5





• Under the same HZO and gate stack, memory window of n-FeFET is much higher than that of p-FeFET

• These devices are used for characterization of polarization, inversion carriers and trapped carriers

# Asymmetric carrier trapping in positive and negative gate voltage

**S**

-, , , , , ,

บเ

- <del>- - - - - - - -</del>

**G**

Electron distribution under positive  $\mathsf{V}_{\mathsf{g}}$ 

K. Toprasertpong *et al.*, IEDM19 (2019) 570; VLSI Symp. (2020) TF1.5, Appl. Phys. A, 128 (2022) 1114

*Electrons in n***-FeFET**3 **Hall** $\mathsf{N}_\mathsf{s}\,[10^{13}\,\mathsf{cm}^{\text{-2}}]$ *Ns* **[1013 cm-2] QS Split C-V** 2trapped 1electrons  $00000$ 0 $-3$   $-2$   $-1$  0 1 2  $\lambda$ *Vg* **[V]** Free electrons + Free electrons trapped electrons  $\sim$ 10<sup>12</sup> cm<sup>-2</sup>  $\sim$ 10<sup>14</sup> cm<sup>-2</sup>

Similar large trap density at FE/IL interfaces has been reported independently by R. Ichihara et al. (Kioxia), VLSI symp. (2020)



• Although ferroelectric polarization induces an areal electron density of around  $10^{14}$  cm<sup>-2</sup>, the induced electrons are mostly trapped in HZO (probably around HZO/IL interface)

*E*

*P*

 $\sigma_{\rm s}$ 

 $\sigma_{\text{trap}}$  G  $\sigma_{\text{fap}}$  Electric field across FE is shielded by large amounts of electron traps

$$
\varepsilon E + P = \sigma_{\rm s} + \sigma_{\rm trap}
$$

52

# Asymmetric carrier trapping in positive and negative gate voltage

Hole distribution under negative  $\mathsf{V}_{\mathsf{g}}$ 

K. Toprasertpong *et al.*, IEDM19 (2019) 570; VLSI Symp. (2020) TF1.5, Appl. Phys. A, 128 (2022) 1114



Free holes  $\rightarrow$  no significant trapping



• Polarization-induced inversion-layer holes are rarely trapped  $\Leftrightarrow$  Polarization  $P$  = hole areal density  $\mathcal{N}_\mathrm{s}$ , which is much higher than electron one • *P* in p-FeFET is smaller than that in n-FeFET



Electric fields across ferroelectric and IL layers are determined by capacitance ratio

Electron-trap-enhanced polarization in n-FeFET

K. Toprasertpong et al., IEDM (2019) 570, VLSI Symp. (2020)TF1.5; Appl. Phys. A, 128 (2022) 1114



# Another report on trap-assisted polarization in FeFET

#### **FE-HfO 2/SiO**

#### **2/Si FeFET** R. Ichiharaet al., VLSI Symp., (2020), IEDM, 130 (2021)

![](_page_54_Figure_3.jpeg)

# Carrier traps at ferroelectric/IL interface

![](_page_55_Figure_1.jpeg)

• Full polarization switching of an FE layer in an MFIS capacitor is obtained by leakage-currentinduced charges at the FE/ultrathin-IL interface

• The trap position estimated from Ig and Id for similar paraelectric HfO<sub>2</sub>/SiO<sub>2</sub>/Si FETs is almost at the  $\mathsf{HfO}_2/\mathsf{SiO}_2$  interface

56

R. Ichihara et al., IEDM, 130 (2021)

# Pros and cons of large amounts of electron traps in FeFETs

**Impact of large amounts of electron traps around FE/IL interfaces** 

- $\bullet$ Cons
- reduction in memory window due to existing traps
- memory window narrowing due to generated traps
- necessity of long read delay time after write
- •Pros
- increased electric field across FE (trap-assisted polarization switching) mitigation of depolarization field

![](_page_56_Figure_8.jpeg)

K. Toprasertpong et al, Appl. Phys. A 128, 1114 (2022)

Mulaosmanovic et al, TED 66 (2019) 3828

![](_page_56_Figure_11.jpeg)

lower PRG V $_{\sf th}$  after positive V $_{\sf g}$  pulse is obtained after sufficient read delay time to induce **electron de-trapping** (explained later) <sup>57</sup>

### Impact of annealing temperature on structure and FeFET characteristics

![](_page_57_Figure_1.jpeg)

K. Toprasertpong et al., IEDM (2019) 570, VLSI Symp. (2020)TF1.5, APL 116 (2020) 242903, EDL 41 (2020) 1588

![](_page_57_Figure_3.jpeg)

58

### Impact of annealing condition on ferroelectric and MFIS interface properties

![](_page_58_Figure_1.jpeg)

• Ferroelectric characteristics appear at annealing temperatures higher than 400 $\,^{\circ}\mathrm{C}$ • Gradual increase in polarization with an increase in annealing temperature

K. Toprasertpong et al., EDL 41 (2020) 1588

![](_page_58_Figure_4.jpeg)

400 °C  $\rightarrow$  Increase in IL thickness

# Evaluation of MFIS interface properties by C-V characteristics

K. Toprasertpong *et al*, IEEE Electron. Dev. Lett. **41**, 1588 (2020)

![](_page_59_Figure_2.jpeg)

5 nm

### Impact of annealing condition on FeFET characteristics

![](_page_60_Figure_1.jpeg)

 $\Omega$ 

w/o 300 400 500 600 700

Backward scan

**Temperature (°C)** 

• Annealing is necessary for crystallization of ferroelectric phase, while annealing at too high temperature degrades MFIS interfaces (high  $D_{it}$ , high S.S., high  $I_{off}$  and narrow memory window) Optimum annealing temperature exists (400 ℃ in this study)

# HZO FeFETs with different HZO thickness

Z. Cai et al., VLSI Tech. and Circ., T5-2 (2023); published in IEEE TED (2024)

![](_page_61_Figure_2.jpeg)

 $\checkmark$ Enough ferro-electric property and good interface quality

- $\Box$  Impact of HZO film thickness scaling on FeFET characteristics and reliability is also systematically examined for low voltage operation and better reliability in FeFETs
- $\Box$  ALD Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> films with 0.7-nm-thick SiO<sub>2</sub> interfacial layers show good crystallinity from 11 nm to 4.1 nm after 450ºC annealing

# Memory window evaluated by DC and pulse measurements

![](_page_62_Figure_1.jpeg)

 $\Box$  Saturated memory window (MW) is higher with thicker HZO (saturated MW  $\sim$ 2 $\mathsf{E}_{\mathsf{c}}\mathsf{t}_{\mathsf{FE}} \rightarrow$  decrease in saturated MW is a drawback of thinner HZO)

- $\Box$ Under low-voltage operation, larger MW is obtained in an optimum thin HZO
- $\Box$ Sufficient MW in low voltages can be obtained by appropriate HZO scaling

# Impact of HZO scaling on sub-threshold swing and I<sub>on</sub>/I<sub>off</sub> ratio

![](_page_63_Figure_1.jpeg)

 $\Box$  I<sub>on</sub>/I<sub>off</sub> ratio at a given V<sub>g</sub> (index in current readout operation) is improved by HZO thickness scaling

# Issues related FeFET memory operation

# Necessity of long read-after-write time

![](_page_65_Figure_1.jpeg)

66

# For improving long read-after-write time issue

![](_page_66_Figure_1.jpeg)

• Short negative pulse just after write operation can enhance de-trapping of trapped electrons, which can increase memory window in short term

H. Mulaosmanovic et al, EDTM, 7C-4 (2020)

H. Zhou et al, IEDM, 395 (2020) N. Tasneem et al, IEDM, 122 (2021) Z. Wang et al, IEDM, 430 (2021)

![](_page_66_Figure_5.jpeg)

• IL engineering, allowing fast de-trapping of electrons or reducing electron traps, is expected to realize fast read-after-write time

M. Hoffmann *et al.*, *IEEE EDL* **43**, 717 (2022)

# Read/write disturb characteristics of FeFET memory

![](_page_67_Figure_1.jpeg)

- One advantage in FeFET memory is non-destructive readout
- Read disturb characteristics can determine non-destructive readout time
- Write disturb characteristics are critical for memory array operation

# Dependence of polarization switching on ulse voltage and time

![](_page_68_Figure_1.jpeg)

- Ferroelectric switching is strongly dependent on voltage (electric field) and time during read operation, indicating that the readout voltage and time are critical to nondestructive readout
- The disturb time can be well represented as a function of the gate voltage, which can provide guidelines for a disturb-free operation of FeFETs

### Experimental disturb characteristics of FeFET and MFM capacitor

![](_page_69_Figure_1.jpeg)

M. Otomo et al., VLSI symp, 2024

threshold and polarization, resulting in less disturb 70

# Physical model of non-accumulative characteristics of FeFET

![](_page_70_Figure_1.jpeg)

• The non-accumulation effect that can improve the disturbance characteristics can be explained by two mechanisms: the electrons are detrapped during the hold, weakening the electric field for the next disturbance, and the polarization that is nearly reversed by the disturbance is restabilized during the hold.

71M. Otomo et al., VLSI symp, 2024

# Importance of trap-property-aware device operation for FeFETs

• Amounts of trapped/de-trapped electrons can be modulated by bias conditions  $\rightarrow$  electric field across FE can be intentionally controlled

short pulse / long interval operation

detrapping

**Smaller** 

**P-reversal** 

- $\rightarrow$  write/read disturb can be mitigated by trap control
- (1) long interval/short  $\mathsf{V}_{\mathsf{g}}$ pulse operation

T. Hamai (Kioxia) et al., IRPS 6A.1-2 (2023)

![](_page_71_Figure_5.jpeg)

V<sub>sub</sub> during interval

**Large Eden** 

P re-reversal

= Not disturbed

M. Otomo et al., VLSI symp, 2024

![](_page_71_Figure_8.jpeg)

A trapping
# FeFET reliability

# Depolarization field in FeFET gate stack





• Interfacial layers of FeFETs introduce depolarization field across FE in the direction of reducing the polarization at  $V_q = 0$  V, tending to reduce the memory retention time  $\bullet$  Trapped charges at FE/IL interfaces can reduce  $E_{dep}$ , which is expected to improve retention characteristicsS and the contract of the cont

### Typical retention characteristics of FeFET



• Since early stage of studies on FeFETs, good retention characteristics over 10 year have been often reported

• Superior retention characteristics of HfO2-based FeFETs to perovskite FeFETs are attributable to higher  $\mathsf{E}_{\mathrm{c}}$  of HfO2-based FE and higher carrier trapping  $_{75}$ 

### Endurance of FeFET ~ gate stack breakdown



• Some cases have been reported in which endurance properties are determined by dielectric breakdown of gate stacks, attributable to too high operation voltage

### Endurance of FeFET ~ window narrowing



In FeFET memory, bipolar stress results in failure of memory operation ⇒ How about bipolar stress in reservoir computing?



Cycles

#### **Many reports on endurance properties**

narrowing is the common characteristic  $\overline{78}$ 

#### Typical I-V and p-V characteristics of FeFET with write/erase cycling stress



#### B. Zeng et al., IEEE EDL 98, 40, 2019

• Repeated cycling stress causes not only a voltage shift but also a significant degradation of sub-threshold swing (S factor) of I-V characteristics  $\rightarrow$  generation of interface traps and degradation of interface properties

#### N. Tasneem et al., IEDM, p. 122, 2021

• Some papers reports no degradation in polarization even after cycling stress causing a significant reduction in memory window

• Polarization degradation in FE films might not be a dominant factor for memory window narrowing

#### **Another report on trap-assisted polarization in FeFET**



#### Effect of hold voltage on memory window narrowing of FeFET



#### 11 nm HZO/SiO<sub>2</sub>(0.6 nm)/Si FeFET



 $\Box$  It is found that endurance characteristics and memory window after stress are dependent on hold voltage **□ Memory window** appears for degraded FeFETs without memory window by applying positive hold voltage  $\square$  Optimum hold voltage is shifted to positive direction with increasing cycle numbers, indicating influence of hole traps

#### New method for evaluating P-V<sub>th</sub> relation





82□ We have proposed and demonstrated a method to evaluate P- $V_{th}$  characteristics to identify the physical origin of memory window reduction  $\Box$  No degradation in polarization is observed for FeFETs with no memory window  $\Box$  Positive V<sub>hold</sub> changes  $V_{th}$  after erase under the same polarization, indicating importance of hole de-trapping

#### Physical understanding of memory window narrowing mechanism



**Pristine condition (Hall measurement)**

 $\Box$  It is found from an analysis of  $V_{th}$  shift that memory window reduction is mainly caused by hole trap generation

### Interpretation of memory window narrowing of FeFET

• Amounts of trapped electrons and trapped holes at readout of  $\mathsf{V}_{\mathsf{th}}$  are controlled by hold voltage and hole time (read time after write)

 $\mathsf{V}_{\mathsf{th}}$ 



• Note that no fixed charge generation is assumed in this figure

Insufficient hole de-trapping  $\Rightarrow$  more holes trapped at V<sub>hold</sub>  $\Rightarrow$  V<sub>th</sub> becomes lower with cycling

Insufficient electron de-trapping  $\Rightarrow$  more electrons trapped at  $V_{hold}$  $\Rightarrow$  V<sub>th</sub> becomes higher with cycling

S.-K. Cho et al., IEDM, 4-7 (2024)

**□ FeFETs have two aspects in memory operation: polarization switching memory** function and trap memory function, both of which compete in terms of memory window  $\Box$  The physical origin of memory window narrowing is that trapped charges increases with increasing cycle number and that these charges, which have the opposite impact to polarization, are not de-trapped at the  $\mathsf{V}_{\mathsf{th}}$  readout time

### Endurance with different HZO thickness

Z. Cai et al., VLSI Technology and Circuits, T5-2 (2023); publishd in TED (2025) **Same electric field across HZO Same memory window of ~ 0.5 V** 



□ Dominant failure in endurance of FeFETs is known to be fatigue (memory window narrowing), rather than gate stack breakdown

□ HZO scaling and lower voltage operation lead to smaller fatigue

□ Improvement in endurance due to HZO scaling is still limited, implying the existence of degradation mechanism under low voltage

#### Difference in MW narrowing in high and low voltage operations



■ Fatigue under low voltage is found to be caused by Pr degradation  $\Box$  Pr degradation is not observed for fatigue under high voltage, which is caused by MOS interface degradation

### Recovery of fatigue after low voltage operation



operation can be recovered by applying a high voltage pulse by a  $\Box$  $\Box P_r$  degradation and resulting MW narrowing under low voltage

### Recovery of fatigue after high voltage operation



88interface degradation, cannot be recovered by a high voltage pulse s ■ MW narrowing under high voltage operation, which is caused by

#### Multiple recovery scheme of FeFETs with different HZO thickness



#### Effect of recovery pulse condition on recovery characteristics



 $\square$  Bipolar pulse is most effective for recovery **□ Recovery pulse** width of 1  $\mu$ s is $\,$ enough for recovery **□ Pulse voltage is** critical

**Q** Longer pulse with lower voltage does not work well

 $\Rightarrow$  these results are included in the patent

90Z. Cai et al., IEEE TED (2025)

#### Summary of impact of HZO thickness scaling on FeFET endurance

#### Memory window narrowing → Mixture of two mechanisms



Interface degradation  $\rightarrow$  high  $\rm V_g$  driven (hot carrier induced)  $\rightarrow$  permanent degradation



Ferroelectric fatigue (Pr degradation)  $\rightarrow$  low E<sub>FF</sub> driven (domain pinning)  $\rightarrow$  recoverable degradation

Endurance improvement strategy:

Thinner HZO film (HZO thickness scaling)

→ Use lower V g

- $\rightarrow$  Reduce interface permanent degradation +
- $\rightarrow$  Use recovery pulse for recoverying remaining P<sub>r</sub> degradation

# AI applications

Expectation of FeFETs for AI applications

# **AI revolution by deep neural networks**

A. Sebastian, IEDM short course, 2.3. (2023)Artificial deep neural networks



- The machine learning paradigm of artificial deep neural networks (DNNs) has revolutionized AI in recent years
- Powerful tool to learn representations from unstructured data
- Recent consolidation of DNN architectures around convolutional neural networks (CNNs), long-short term memory (LSTM) networks and transformers

#### **Convolutional neural networks**



He et al., "Deep Residual Learning for Image Recognition", CVPR (2016)

**Transformers** 



Vaswani et al., "Attention is all you need", NeurlPS (2017)

# **Power crisis of AI system**

#### a Computing power demands



• Software for ML/AI strongly demands rapid growth computing power

- Peak performance vs. power plot, based on present CMOS system, suggests that achieving energy efficiencies better than 100 fJ/Operation is challenging
- Innovation of AI software/hardware is mandatory, particularly for edge AI

# **Possible innovation for mitigating power issues of AI system**



J. J. Yang, VLSI symp. short course, T-5 (2023)

1. Separate processor and storage

#### (**Von Neumann bottleneck** )

- 2. Sequential process
- 3. Analog/Digital conversion
- Q. Xia, J. Joshua Yang, Nature Materials **18**, 309 (2019)





- In hardware level, AI-specific hardware design, in-memory computing and utilization of analog computing are key technologies
- In architecture level, new algorithm with low computational power and high energy efficiency is strongly expected for edge AI applications

#### Expectation of AI-specific hardware and AI chip







FPGA

Chip specialized for AI processing

AI chip



2<sup>nd</sup> generation AI chip Chip mimicing computation in brain

- Demands of AI applications are expanding rapidly
- A variety of deep neural network (DNN)-based

information processing are mainly performed by software at present

- Von-Neumann bottleneck between logic and memory functions is critical
- Implementation of hardware to perform NN-based calculations is expected, in terms of low power consumption and computation efficiency
- Devices with both memory and switch functions are promising
- Cross-bar arrays using non-volatile memories like RRAM, PCRAM, MRAM and FeRAM etc. are promising for this application  $97$



Heavy multiply-add calculation needed

### FeFET analog memory (synaptic nature)





• FeFETs with large areas shows analog memory characteristics, attributable to many localized polarization domains  $\rightarrow$  FeFETs can be employed for artificial synapse

### Accumulative and stochastic polarization (neuron-like nature)



H. Mulaosmanovic et al, ACS Appl. Mater. Interfaces 2017 **9**, 3792 (2017); ACS Appl. Mat. Interfaces **10**, 23997 (2018)



Schematic view of accumulative polarization switching



- Polarization reversal occurs through an invisible "polarization domain nucleation" process, resulting in accumulative and stochastic behavior
- $\rightarrow$  utilized as artificial neurons

#### Different natures of FeFET and their applications to neuromorphic computing



### Application of FeFET to cross-bar array for DNN calculation

**Analog Synapse Devices** 

M. Jerry et al., IEDM 139 (2017)



101• Early demonstration of application of FeFET analog memory to synaptic weights in cross-bar array for deep neural network calculations with emphasis on high symmetry and fast writing speed

#### High energy efficiency FeFET CiM with source follower readout



#### Application of Leaky-FeFET to spiking neural network

C. Chen et al., VLSI symp., T136 (2019), J. Luo et al., IEDM 122 (2019); EDL **43**, 308 (2022)



- Leaky-FeFET with thin HZO and larger gate leakage current was demonstrated to show the leaky integrate-and-fire (LIF) function, which was utilized spiking-neural network
- Neuron firing due to polarization switching is controlled by excitatory and inhibitory gate pulse input
- Stochastic polarization function of FeFET is utilized for SNN-based inference and optimization problem<sup>63</sup>

# Physical reservoir computing using FeFETs



- Recurrent neural network <sup>⇒</sup> suitable for processing time-series data
- Reservoir computing  $\Rightarrow$  Only weights of a single output layer are trained (other weights are fixed)  $\Rightarrow$  Training with high speed and low energy consumption
- $\blacksquare$ Reservoir can be implemented by a nonlinear physical system (hardware)  $\Rightarrow$  Further reduces computational and hardware cost  $\Rightarrow$  promising for edge AI applications  $105$

# Requirements for physical reservoir



- Reservoir can be implemented by a physical system with short-term memory and rich non-linear functions through dynamics
- We propose FeFET as a reservoir ⇒ realize CMOS-friendly reservoir computing system (high compatibility with Si standard process and easy integration with CMOS circuitry) 106

# Expectation for FeFET reservoir computing



- Memory function due to polarization and rich non-linearity due to complex time responses of polarization domains
- **Enhancing these functions is critical to computing performance improvements**

# Operation of reservoir computing using FeFET

Nako et al., VLSI Symp. (2020) TN1.6; Toprasertpong et al., Comm. Eng. 1 (2022) 21



- How to extract rich information from output signal is a key to successful reservoir computing
- It is essential to design and optimize the operating scheme to maximize the performance of the reservoir computing system with FeFETs
## **Pattern recognition with current waveform**

Nako et al., VLSI Symp. (2020) TN1.6; Toprasertpong et al., Comm. Eng. 1 (2022) 21



- Polarization switching can affect both channel current and charging/ discharging current
- The time-series current waveform patterns of FeFETs, which depend on the input history, are utilized for inference  $109$

### **Evaluation of computing performance by basic tasks**

Nako et al., VLSI Symp. (2020) TN1.6; Toprasertpong et al., Comm. Eng. 1 (2022) 21



 Two basic tasks are performed to evaluate the "short-term memory" and "non-linearity" of the FeFET reservoir as a function of the time delay step  $110^{10}$ 

## **Basic task performance of a single FeFET reservoir**

Nako et al., VLSI Symp. (2020) TN1.6; Toprasertpong et al., Comm. Eng. 1 (2022) 21



- Reservoir computing performance is estimated by correlation coefficient as a function of the time delay step and the integrated value (capacity)
- **MOSFETs have no reservoir computing performance**
- FeFETs exhibit much higher performance, attributed to polarization in HZO

# Application of physical reservoir computing



#### **Adjust output weights**

- Potentially important edge AI applications include data forecasting, speech recognition, and health monitoring
- In this study, we apply FeFET reservoir computing to two applications, NARMA as a data forecasting application and spoken digit as a speech recognition application 112

## Spoken digit recognition by FeFET reservoir computing

Nako et al., VLSI Symp., 220 (2022) TN1.6; IEEE TED, 70, 5657 (2023)



 Spoken 0-9 digit speech data are converted into cochleagram, which is composed of time series data with multi-frequency channels

- We have proposed a new reservoir computing scheme using parallel processing by multiple FeFETs for spoken digit recognition
- Final decision is made by a majority vote of inference by multiple FeFET<sub> $s_3$ </sub>

## Improvement of accuracy in FeFET reservoir computing

E. Nako et al., Symp. VLSI Tech., 220 (2022); S. Takagi et al., IEDM (2023)



- Optimization of virtual node number, an adaptation of analog input, and the optimum combination of multi-frequency channel data additively contribute to an increase in recognition accuracy
- FeFET reservoir computing achieves 98.1% classification accuracy **11**

## **Acknowledgement**

This work was supported by JST CREST (JPMJCR20C3) and JSPS KAKENHI (21H01359).

I have appreciated Kasidit Toprasertpong, Zuocheng Cai, Zhenhong Liu, Seong-Kun Cho, Masaki Otomo, Kento Tahara, Ryosho Nakane, Eishin Nako, Koichiro Iwashige, Tsung-En Lee, Shin-Yi Min, Rikuo Suzuki, Koshuke Ito, Xuan Luo, Makoto Kawano, Zeyu Wang, Zaoyang Lin, Mingxia Wan, Mitsuru Takenaka in the University of Tokyo, and Yukinobu Hikosaka, Ko Nakamura, and Hitoshi Saito in Fujitsu Semiconductor Memory Solution for their cooperations and technical supports

# **Thank you very much for your kind attention !**

